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A Production Planning Methodology for 
Semiconductor Manufacturing 
Based on Iterative Simulation and 
Linear Programming Calculations 
Yi-Feng Hung and Robert C. Leachman 
Abstract- We introduce a methodology for automated pro- 
duction planning of semiconductor manufacturing based on it- 
erative linear programming (LP) optimization and discrete-event 
simulation calculations. The LP formulation incorporates epoch- 
dependent parameters for flow times from lot release up to 
each operation on each manufacturing route. LP-derived release 
schedules are used as input to the simulation model, from which 
statistics on flow times are collected and used to reformulate the 
LP model for a revised planning calculation. Iteration continues 
until satisfactory agreement between simulation and LP models is 
obtained. We demonstrate in experiments on an industry data set 
that a relatively small number of iterations is required to develop 
a production plan correctly characterizing future flow times as 
a function of factory load and product mix. The methodology 
makes possible automated production planning of semiconductor 
manufacturing on an engineering work station. 
I. INTRODUCTION 
Increased importance of on-time delivery in the semicon- 
ductor industry has led to a need to improve production 
planning methodology and practices. At present, almost every 
semiconductor manufacturer utilizes the basic “explosion” 
logic of manufacturing requirements planning (MRP) systems 
to perform production planning calculations, briefly summa- 
rized as follows. In this methodology, required quantities of 
manufacturing lots to release are derived from desired output 
quantities by scaling the output according to prespecified 
yield parameters and by shifting the time period of desired 
output back to a planned period for raw material release 
using prespecified flow time parameters. The resulting release 
schedule then may be further adjusted for reasons of capacity 
limitations, desirable lot sizes, practical ramp rates, etc., in 
order to derive the final production plan. Whether incorporated 
in home-grown spreadsheets or in commercial MRP-type 
planning software, the use of prespecified flow time parameters 
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prevails. In most applications, the flow times are not only 
prespecified but assumed to be static over the entire planning 
horizon. However, it is well-known among researchers and 
practitioners that product flow times are uncertain, and that 
their distributions may shift with changes in the level of factory 
loading andor changes in the product mix. Since production 
planning is the task of determining factory load and product 
mix over time, it can be difficult to ascertain the validity 
of a production plan derived using prespecified flow time 
parameters. 
Another characteristic of production planning in the semi- 
conductor industry is that planning is very time-consuming. 
Only a very few manufacturers have automated planning to 
the extent that an official plan can be regenerated once a week, 
say, over a weekend. More typical is the situation in which 
a planning cycle consumes one or several weeks, involving a 
number of management meetings to negotiate trade-offs and 
to obtain “buy-in” to the plan. This lengthy planning process 
inevitably means that quotations of delivery dates to customers 
must be made based on old and perhaps stale plans and/or 
on very sketchy supply-side information. It also means that a 
sizable proportion of production release are made in response 
to demand forecasts rather than actual customer orders. 
With this on-going challenge of production planning in 
the industry as a background, the last ten years have seen 
rapid development of factory simulation software. Commercial 
software is now available and successfully applied in many 
companies to characterize wafer fab flow times as a function 
of product mix and variability in equipment availability. The 
decade also has witnessed rapid development of powerful 
linear programming software operating on work station com- 
puters. Problems with 150 000 constraints on 150000 variables 
now can be routinely solved in a matter of hours. 
In this paper we introduce a methodology exploiting these 
new software and hardware developments to provide an au- 
tomated production planning capability specifically tailored 
for the semiconductor industry. The methodology involves 
iterative simulation and linear programming calculations to 
simultaneously establish future flow times as well as produc- 
tion quantities. We take advantage of the General Framework 
for production planning models proposed in [3] to develop 
a linear programming formulation that embeds many more 
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parameters than usual, thereby admitting dynamic flow times. 
We also take advantage of an aggregated simulation model that 
predicts flow times accurately yet economizes on computer 
run time. We demonstrate the practicality and accuracy of the 
methodology on actual industry data. 
The outline of the paper is as follows. In Section II we 
introduce our terminology and provide an outline of the 
linear programming formulation of the planning problem. 
Details of the formulation are reserved for the Appendix. 
In Section I11 we discuss in detail the flow time parameters 
of the formulation. In Section IV we discuss the aggregated 
wafer fab simulation model. In Section V, we formally define 
the overall planning methodology integrating simulation and 
linear programming calculations. In Section VI, we discuss 
computational results from application of this methodology 
to industrial data. Finally, in Section VII, we provide our 
conclusions and suggestions for further research. 
11. LINEAR PROGRAMMING FORMULATION OF THE 
PRODUCTION PLANNING PROBLEM 
For simplicity of exposition, we restrict our attention to 
the planning of “front-end manufacturing,” i.e., wafer fabri- 
cation and electrical test. We further assume that demands 
to be loaded on the front end are net of die inventory and 
projected output of work-in-process (WIP). In principle, the 
methodology we introduce could be applied for planning the 
entire semiconductor manufacturing process. For linear pro- 
gramming formulations encompassing the allocation of WIP 
and inventory as well as planning the back-end manufacturing 
(i.e., device packaging and test), see [7]. 
A. Terminology 
We use the following terminology. A front-end manufac- 
turing facility is termed a wafer fab. A work station is a 
group of identical machines within the fab used to perform 
particular operations that add value to the raw material. A 
wafer is an individual unit of processing material that passes 
through the wafer fab. A blank wafer fed into the wafer fab 
will emerge imprinted with hundreds of dice. Each die is 
an integrated circuit. The final operation of wafer fab is a 
wafer electrical test that uses a test machine to grade each 
individual die. The percentage of good dice on a finished 
wafer defines the die yield. Dice with the proper grade will be 
packaged (assembled) and tested in the back end to become 
final products of semiconductor manufacturing. A lot is a 
quantity of a single wafer type processed as a whole and 
traveling as a unit between work stations. An operation is 
the performance of a particular step of the required processing 
activity on a lot of wafers by a particular work station. The 
performance will consume a certain amount of time on a 
machine and on the lot. A route is a sequence of operations 
required to produce finished wafers. 
Flow time (also known as production lead time, turn-around 
time, throughput time, or cycle time-the latter term most 
commonly used in the semiconductor industry) is the elapsed 
time between two events occurring to a lot of a particular 
product following a particular route. Total flow time is the 
lot released lot finished 
total flow time 
start of operahon I 
flow time from release 
o erahon 1 to finish too ration 1 
flow time from 
I I 
(first dperation) (operation 1) (last operation) 
Transportation Time 
F=====i Waiting Time - Processing Time 
Fig. 1. Flow time definitions. 
overall time a lot spends on the shop floor. Flow time from 
release up to an operation is the age of a lot when it 
commences that operation. Flow time from an operation to 
finish is the additional duration to be spent in the shop before 
a lot is completed. Fig. 1 diagrams theJow time from release 
up to operation 1, flow time from operation 1 to output, and 
total Jow time (from lot release to lot output) of a particular 
lot. The components of flow time include, in addition to actual 
processing time, the delays waiting in queues and the times 
to transport from the site where one operation is performed to 
the next. In semiconductor manufacturing, because the number 
of operations in production routes is large (hundreds), and 
because of the trade-off of waiting time in exchange for high 
equipment utilization in a factory of unreliable equipment, 
the total flow time is in general much longer than the total 
processing time. 
B. Outline of the Basic LP Formulation for 
Front End Planning 
This section will outline the formulation of an LP model 
for wafer fab production planning. This model was originally 
proposed in [6], and has seen application at Intel Corpo- 
ration, Harris Corporation-Semiconductor Sector, Advanced 
Micro Devices, Inc. and Samsung Electronics Corp., Ltd. The 
assumptions underlying this model are as follows. 
1) The activities of the model are the production activity 
on each of the wafer fab routes. Activity levels are 
measured in terms of the quantity of wafers released; 
the quantity of output is measured in terms of good 
die. Input-output relationships of such activities are 
time-phased and thus must be described by dynamic 
production functions [3]. For simplicity of exposition, 
we assume that each wafer type provides a single type of 
die, and thus wafer types and die types are synonymous. 
There can be alternative wafer fab routes for producing 
the same wafer type (die type). 
2) The overall planning horizon is divided into planning 
periods in which demands, capacities and production 
rates are assumed to be held constant. The length of each 
planning period for each wafer fab facility may vary and 
is measured in terms of working days. The length of each 
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period also is measured in calendar days for the purpose 
of discounting cash flows in the objective functions. 
A production variable is defined as a quantity of a par- 
ticular wafer type to be released following a particular 
route during a planning period. An inventory variable is 
defined as the inventory level of a particular die type 
at the end of a planning period. A backorder variable 
represents the quantity of die demand that can not be 
satisfied on time at the end of a planning period. 
The demands are expressed in terms of time-phased 
die output requirements and are assumed to be net of 
initial die inventory and net of equivalent die output 
of the initial work-in-process (WIP). These demands 
are divided into prioritized classes that are loaded onto 
front end facilities by incremental linear programming 
calculations. Demands in class 1 are loaded first, then 
demands in classes 1 and 2 are loaded subject to not 
exceeding backorder levels associated with class 1, etc. 
The limits on backorders are expressed as upper bounds 
on the back order variables. The formulation for all 
classes is the same, except for the values of the demands 
and the lower bounds on back order variables. 
We assume production is rate-based, i.e., the release 
quantity in a particular period is to be distributed uni- 
formly over the period. 
Capacity constraints are enforced that require the total 
workload (expressed in machine-hours) on a machine 
type in each planning period to be less than the capacity 
(expressed in machine-hours) of the machine type in 
that period. The total workload includes the estimated 
machine-hours to flush initial WIP out of all routes 
as well as loads from planned releases. Workloads are 
estimated for each operation on each route using flow 
time parameters to be discussed. 
As a horizon condition, we require that the wafer fab 
enter steady-state, whereby production releases on each 
route are required to follow some constant rate in all 
periods falling within one total flow time of the planning 
horizon. The planning periods that overlap the interval 
beginning one total flow time for a route before the 
planning horizon until the horizon are termed frozen 
periods with respect to that route. Demands from each 
class in the last planning period are assumed to continue 
at the same rate forever. Enforcing these constraints is 
accomplished by simple variable substitutions and the 
addition of an extra planning period placed after the 
given horizon, as detailed in the Appendix. 
The basic form of the LP formulation can be broadly 
structured as follows. 
Maximize the Discounted Sum of 
(die output revenue) - (raw material cost) 
- (die inventory holding cost) 
- (cost of backordered die demands) 
Subject to 
1) Resource Capacity. For each work station in each plan- 
ning period, 
(machine hours required to process new releases) 
5 (available machine hours for processing activity) 
- (machine hours required to flush initial WIP). 
2) Die Demands: For each die type and each period, 
(die output during the period 
+ (inventory at the start of period) 
- (backorders at the start of period) 
- (inventory at the end of period) 
+ (backorders at the end of period) 
= (demands during the period). 
3) Variable Ranges: For each variable and each period, 
0 5 (backorder variables) 
5 (upper bound on backorder quantity), 
and all other variables 2 0. 
The complete detailed formulation of the LP model is 
provided in the Appendix. 
111. EXPRESSING LOADS AND OUTPUT IN 
TERMS OF RELEASE VARIABLES 
The formulation requires one to express the output and the 
loads on resources in terms of the production release variables. 
To construct the constraints for die demands and for resource 
capacities outlined above, pre-specified flow times implicitly 
or explicitly must enter the formulation. 
In almost all published linear programming formulations 
for production planning and in textbook presentations of MRP 
logic, the release quantity in a given planning period is mapped 
to output in some single period. That is, there is a flow time 
parameter for each planning period assumed to be applicable 
to all releases scheduled in that period. Similarly, the resource 
load at a processing step associated with the release quantity in 
a given period on a given route containing the step is modeled 
to occur entirely within some single planning period. See, for 
example, [ 11 or [5 ] .  This conventional modeling assumption 
for flow times is depicted in Fig. 2. The upper time line in 
the figure shows a release schedule, while the lower time line 
shows the corresponding output schedule. Note that the boxes 
on the lower time line correspond one-to-one with those on 
the upper time line and are simply shifted by a fixed flow 
time parameter. A figure depicting the scheduled workload at 
a particular operation as a function of the release schedule 
would be similar. 
In this paper we depart from conventional modeling of flow 
times in two respects. First, our flow time parameters are real- 
valued rather than integral, whereby releases in one planning 
period result in scheduled output and operation workloads 
that are spread over more than one planning period. Second, 
our flow time parameters are epoch-based rather than period- 
based; that is, we use parameters that apply specifically to the 
time points marking the beginning of each planning period. 
These epochs are measured in terms of the number of working 
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Fig. 2. Using integer flow time parameters to relate wafer release to die 
output. 
Span of releases that reach 
die bank in period 3 ,------
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\ \ 
\ \ Flow time 
Flow time applicable 
at the end OF perrod 3 
Period I Period2 ' Period3 ' Period4 
Fig. 3. 
wafer releases. 
Using Epoch-based flow time parameters to relate wafer output to 
days since the beginning of the first planning period. The 
flow time parameters applicable to the epochs marking the 
beginning and end of each planning period will in general be 
distinct. 
Fig. 3 illustrates our flow time parameters. Total flow times 
(from release to output) are specified that are applicable to 
the boundary epochs between consecutive planning periods. 
The arrows in the figure are used to identify the flow times 
applicable to output realized at the start and end of planning 
period 3; the arrows point to the corresponding epochs for 
wafer release. Note that the flow times applicable to output 
realized at the start and at the end of period 3 are different. 
As will be discussed, the value of each of these parameters 
is determined by examining the simulated flow times of lots 
which arrive at die bank at times close to the corresponding 
boundary epoch of the planning period. 
In view of the assumption of uniform rates of wafer releases 
in each planning period, the flow time parameters can be used 
to determine the fraction of wafer releases in various periods 
that contribute output in a given planning period. For example, 
in the figure, it appears that approximately 80% of the wafer 
releases in period 2 and 30% of the wafer releases in period 
3 contribute output in period 3. 
Given a prespecification of these epoch-dependent flow 
times, the coefficients on production release variables in these 
inequalities are calculated as follows. We provide formulas that 
express the quantity of wafers passing through an arbitrary 
operation I in period p in terms of the release variables. 
Modifications to the formulas to express output in period p 
in terms of the release variables are discussed immediately 
afterwards. We generalize the presentation for the case of 
variable-length planning periods. 
Indices: 
p ,  q: index of planning period, p = 1 ,2 ,3 , .  . . , P. 
r,t: epoch, a point on the continuous time line beginning 
Parameters: 
7; = number of working days on route i from start of 
period 1 (time 0) until the end of period p ,  p = 
1 , 2 , .  . . , P ,  all i. 
i: index of route. 
with time 0 at the start of the first planning period. 
[r],' = smallest index p such that r; > r. 
F;,l = the expected flow time from wafer release to opera- 
tion 1 occurring at epoch r; of route i. 
Fi = the expected flow time from wafer release to finish 
occurring at epoch r; of route i .  
e;,z = the expected wafer yield from wafer release to opera- 
tion E of route i ,  effective for loading of the operation 
in period p 
e: = the expected wafer yield from wafer release to finish 
of route i, effective for output in period p 
Variables: 
X ;  = wafer release quantity for route i in period p .  
Derived Variables: 
Y:,l = wafer quantity consuming machine hours at operation 
I of route i in period p ,  equal to a linear combination 
of the { X i }  variables, q = 1 , 2 , 3 , . . . ,  P. 
Yi = wafer output quantity from route i in period p ,  
equal to a linear combination of the { X i }  variables, 
I )  Calculating Coeficients for Expressing Load of Operation 1 
of Route i in Period p in Terms of Release Variables: -For the 
calculation of the coefficients for machine loading constraints 
for the linear programming model, we apply the following 
formulas to each operation 1 of each route i in each period 
P. 
For the workload of a certain operation 1 of route i in period 
p ,  the two boundary epochs are r;-l and 7;. The respective 
flow times are Fj-l,l and Then, the corresponding 
release epochs mapped from the rip1 and ri boundaries of 
load period p are (r;-l - F;-l, 1 )  and (7; - F;, 1 ) ,  respectively. 
See Fig. 4. 
4 = 1,2,3, . . . ,P.  
Let 
Case 1: The interval [r&l - FjPl, z, ri -F$] is contained 
in some open interval between two time grid points, as 
illustrated in Fig. 4(a). Then p+ and p-  are equal in this case. 
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IV. SIMULATION MODEL 
The test data set used in this research was adapted from 
an actual wafer fab data set provided by Micron Technology, 
Inc. in 1989, reflecting the situation in a wafer fab of the 
company at the time. (Names of wafer types and machine 
types reported herein have been disguised from actual names 
at Micron.) The data set is appropriate for studying the effect 
of flow times on planning, since, at the time, the company 
was going through a major transition in product mix as 
it moved from the 256 K DRAM generation of products 
to the 1 Megabit DRAM generation, with total demands 
exceeding factory capacity. The test data set includes 10 types 
of products (wafers) with demands in two classes (booked 
customer orders and potential sales). Each product type follows 
a distinct route. Each route has between 86 and 187 operations 
involving 30 work stations. Defined for each operation is 
the required work station (resource type) and the processing 
time. Depending on the type of operation, the processing time 
may be expressed as time per wafer, time per lot, time per 
machine load, or some combination of such factors. Each work 
station (resource type) consists of a given number of identical 
machines operated in parallel. Also defined for each work 
station are mean time between failure (MTBF) and mean time 
to repair (MTTR) parameters applicable to each machine in the 
work station. These parameters do not account for all machine 
down times, but rather only unplanned machine down times, 
i.e., equipment failures. As discussed in Section V below, 
we conducted experiments in which machine availability is 
arbitrarily reduced (and machine variability is increased) to 
more realistic levels. 
A simplifying assumption made in our simulations is that all 
operations are lot-based. Considering the various processing 
time factors in the original data set, the performance time 
of each operation was summarized by a single time per lot, 
assuming all operations of all products have the same lot 
size, 50 wafers.’ The processing time of each operation in 
the simulation is expressed as the time to process one lot. The 
general formula used is 
time per wafer x lot size + time per lot 
time per batch 
-k number of lots per batch’ 
(In the LP model, the processing time used is per wafer, i.e., 
the time per lot divided by the lot size.) For any particular 
operation in the data set, not all of the time factors are positive. 
The original data set supplied by Micron included upwards 
of 300 operations per route and 89 different work stations. For 
the purposes of the research, we reduced the data set to include 
only operations performed at the 30 highest-utilization work 
stations. Thus our simulated flow times are lower than what 
the actual fab experienced. As discussed in Section VII, we 
have found that operations performed on low-utilization work 
stations may be replaced by fixed flow times in simulation and 
LP models with little or no loss of accuracy in terms of flow 
times or utilizations of the retained work stations. 
‘Variations in lot size arising from yield losses and machine load sizes 
different from one lot could have been included, but were omitted for 
simplicity of exposition and for ease of application of the BLOCS library. 
load in 
period p 
load in 
(4.1 q . 1 . 1 )  (+- ; , I )  period p 
Fig. 4. 
(a) Case 1: p-  = p+. (b) Case 2: p-  < p + .  
Parameters to express operation workload in terms of wafer release. 
The coefficient on X i +  (or X i - )  as we express Yj,l is 
Case 2: 
one or more time grid point as shown in Fig. 4(b). 
The coefficient on X;- as we express Yi is 
The interval [riPl - FjPl ,  1 ,  rj - Fj,J contains 
The coefficient on X j +  as we express Yi,l is 
For q = p -  + 1, e . , p s  - 1, the coefficient of X i  as we 
That is, all the wafers released in such a express Ypl is 
period q will contribute workload in period p .  
2)  Calculating CoefJicients for Expressing Output in Terms of 
Release Variables: To calculate the coefficients for output 
Yp” in terms of release variables, we can use the formulas for 
calculating Yp”,l above if we simply replace Fi,z and by F; 
and e:, respectively. To calculate the coefficients expressing 
output from release variables for each route of the linear 
programming model, we simply apply the above formulas with 
this substitution for each route i in each period p .  
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Fig. 5 .  Trade-off curve of flow time versus machine loading 
The planning horizon in the simulation and LP planning 
models is 12 periods. Each planning period is a 30-working- 
day month. Each working day consists of 24 working hours. 
Planned production releases in each period are distributed 
uniformly over the period in the simulations. 
The simulation programs used in this research are written 
in Objective-C [9], based on the BLOCS simulation software 
package [ 2 ] .  Various subclass objects added to the BLOCS 
library were written to facilitate this research [4]. Simple first- 
in, first-out dispatching priorities were assumed throughout. 
To collect flow times for each simulated lot, we include 
one variable per lot in the simulation that records the release 
time of the lot. Once an operation on a lot is initiated, the 
flow time from release to operation is computed from thls 
variable and the current clock time and reported to a data 
collection object (an object written in Objective-C). The total 
number of variables required is equal to the number of lots- 
in-process. Hence a relatively modest amount of memory 
space is required for the simulation program. Since it would 
be coincidental to have lots in the simulation commence an 
operation exactly at a boundary epoch of a planning period, 
the method we use to estimate the flow time effective at the 
boundary is to linearly interpolate the flow times of lots that 
initiate processing immediately before and immediately after 
the boundary epoch. 
V. ITERATIVE SCHEME 
Ideally, flow times should be decision variables of a plan- 
ning model since the planned resource workloads will de- 
termine the achievable flow times. The familiar trade-off 
curve between flow time and machine utilization predicted 
by queueing theory is shown in Fig. 5. As can be seen, 
the relationship between these two variables is not linear, 
suggesting that it would be very difficult to develop a practical 
analytical planning model incorporating both flow times and 
workloads as variables. 
The approach to planning suggested by our research is to 
embed flow times predicted by simulation in an LP planning 
model. Using initial estimates of flow times, or perhaps 
LP Planning Model 
Release Schedule Flow Time Statistics 
L d  Simulation Model 
Fig. 6. Iteration scheme. 
0 10 20 30 40 
Iteration Number 
Fig. 7. Trends in flow time agreement between LP and simulation. 
historical average flow times, an LP production planning 
model is formulated as above and solved to generate a trial 
release schedule. We then run a simulation model using the 
release schedule from the LP as input, whereby the total wafer 
releases planned in each period are converted into lots and 
rounded up to the next integral lot quantity, and the simulated 
lot releases are spread uniformly over the period. During the 
simulation run, the statistics on flow times are collected. These 
statistics enable us to establish revised estimates of flow times 
that are used to reformulate the LP for the next LP planning 
run. We continue to iterate between the two models until 
satisfactory agreement in flow times is achieved. Fig. 6 depicts 
this iteration scheme. 
VI. COMPUTATIONAL EXPERIMENTS 
A. Deterministic Simulation Model 
In the first computational experiment, we simulate a deter- 
ministic fab, i.e., one with constant machine availability and 
constant die yields. Results (in terms of flow time agreement) 
from applying the proposed LP-simulation iteration scheme 
to the Micron data set are plotted as the diamond-marked line 
of Fig. 7 and are tabulated in Table I. The table shows that the 
mean absolute deviation (MAD) in total flow times for the 10 
products is steadily reduced, reaching a minimum in iteration 
29, whose percentage MAD is only 0.953%. Note that, starting 
from quite poor estimates of flow times, the percentage MAD 
is only 5% after 5 iterations, probably acceptable for planning 
purposes. 
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TABLE I TABLE I1 
PERCENTAGE MEAN ABSOLUTE DEVIATION I TOTAL FLOW TIMES OUTPUT CURVE COMPARISON BETWEEN LP AND 
OF LP AND SIMULATION MODELS. (DETERMNISTIC FAB EXPERIMENT) SIMULATION MODELS (DETERMINISTIC FAB CASE) 
5 
6 
7 
8 
9 
10 
11 
12 
% 
MAD 
38.542 
8.128 
5.398 
5.790 
5.106 
4.690 
4.654 
3.596 
3.752 
3.089 
2.854 
4.056 
Iteration % 
Number MAD 
13 3.628 
14 3.297 
15 4.487 
16 3.445 
17 3.996 
18 2.870 
19 3.278 
20 4.840 
21 2.878 
22 2.173 
23 2.493 
24 1.721 
_ _ _ _ _ _ _ _ _ _  _ _ _ _ _ _ - _ _ _  
Iteration % 
Number MAD 
25 2.877 
26 2.332 
27 1.361 
28 1.451 
29 0.953 
30 1.049 
31 1.951 
32 1.703 
33 1.792 
34 1.816 
35 2.658 
36 1.774 
_ _ _ _ _ _ _ _ _ _  
The output curves of LP and simulation models also can 
be compared. As far as the planning system is concerned, 
the key measure of feasibility of the plan is that the planned 
cumulative output point at each end point of a planning 
period is in fact achievable. We verify the achievability of 
the plan using the simulation model. In general, we expect the 
difference in the cumulative output point between LP solution 
and simulation to be, approximately, the difference in total 
flow times between these two models times the production 
rate, since the cumulative release curves are the same for 
both LP and simulation. As long as we can obtain agreement 
between models in their total flow times, we expect to obtain 
agreement in output curves. To numerically verify this, we 
define the following measurements for comparing the output 
curves between LP solution and simulation. 
Let 
= the LP-projected cumulative output point for prod- 
uct i at the end period p .  
= the simulated cumulative output point for product i 
at the end of period p .  
We define under-schedule as the shortfall of simulation 
output compared to LP output. The over-schedule is the other 
way around. 
Under-schedule at the End of Period p 
= Max(0, loi, - soip) 
Gal l  product 
Over-Schedule at the End of Period p 
= Max(0, soip - loip). 
iEall product 
The percentage of under-schedule is the amount of under- 
schedule divided by the total production during the period. 
The percentage of over-schedule can be calculated similarly. 
That is, 
% Under-Schedule at the End of Period p 
x 100% - C i E a l l  product Max(o, loiP - ' O i P )  - 
C i E a l l  product(loip - l0i+'-1) 
% Over-Schedule ath the End of Period p 
1 
2 
3 
4 
J 
10 
15 
43.63 
2.45 
1.51 
1.71 
1.37 
1.20 
0.7R 
0.00 
3.03 
2.43 
1.80 
2.05 
1.86 
2.87 
99.62 
100.10 
99.62 _ _  
20 i .35 3.13 99.67 
25 1.42 1.67 100.21 
30 0.90 0.75 100.06 
35 1.53 1.39 100.25 
36 1.83 0.70 100.45 
%O : Average Percentage Over-Schedule at the End of Each Period 
%U : Average Percentage Under-Schedule at the End of Each Period 
%V : Average Percentage to Volume During Each Period 
The percentage to volume is defined as the percentage of LP 
scheduled outs realized by the simulation calculation. That is, 
% to Volume in Period p 
- CzEa l l  product("zP - ' O z J - 1 )  x 100% 
C z c a l l  product(lozP - "z#-1) 
The comparison of output between LP schedule and simula- 
tion is shown in Table 11, where the averages of these metrics 
over the 12 time periods are reported. With more iterations, 
the average percentage under-schedule and percentage over- 
schedule gets closer to 0%, and the average percentage to 
volume gets closer to 100%. We can conclude that agreement 
in terms of output curves between LP schedule and simulation 
experiment can be obtained by using this iterative calculation 
scheme. In other words, one can generate a valid production 
plan with the proposed iterative calculation procedure. 
B. Iterative Calculations with Simulated Machine Failures 
The above experiments are based on a deterministic simula- 
tion model of the wafer fab. We now consider the case where 
random machine failures are included in the simulation model. 
In this set of experiments, we assume that the time a machine 
stays operable from completion of a repair until the next 
failure follows an exponential distribution, while repair times 
are assumed to be deterministic. We first tested the case with 
the parameters set to match the MTBF and MTTR parameters 
supplied by Micron, and then we also tested the cases where 
the failure rates of the various machines are proportionally 
scaled upwards by factors of 1.5,2, and 3. These cases increase 
machine variability and therefore increase the variability in 
flow times. 
Between two consecutive LP's in the deterministic case, 
only one simulation is required to generate the flow time 
estimates. When we introduce random machine failures into 
the simulation model, we need to simulate more than one 
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TABLE ID 
PERCENTAGE MEAN ABSOLUTE DEVIATION I  TOTAL FLOW TIMES OF LP AND 
SIMULATION MODELS (MACHINE FAILURES CASE WITH ORIGINAL FAILURE RATES) 
Iteration 
Number _________.. 
1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
11 
12 
% 
MAD 
54.987 
17.309 
7.614 
6.386 
5.925 
5.842 
5.020 
2.904 
3.118 
2.603 
2.253 
2.108 
. __ __-_ 
Iteration % 
Number MALI 
13 1.624 
14 3.295 
15 3.684 
16 5.944 
17 2.137 
18 3.498 
19 6.057 
20 4.247 
21 6.840 
22 7.061 
23 5.697 
24 6.316 
_______- - -  - ----__-- 
26 4.241 
27 2.237 
28 1.360 
29 2.717 
30 1.620 
31 2.426 
32 1.791 
33 1.790 
34 2.051 
35 1.760 
36 0.784 
%O : Average Percentage Over-Schedule at the End of Each Period 
%U : Average Percentage Under-Schedule at the End of Each Period 
%V : Average Percentage to Volume During Each Period 
TABLE IV 
OUTPUT CURVE COMPARISON BETWEEN LP AND SIMULATION 
MODELS, MACHINE FAILURES CASE WITH ORIGINAL FAILWE RATES 
Iteration 
Number 
1 
2 
3 
4 
5 
10 
15 
20 
25 
30 
35 
36 
._______-_ . 
%o %U 
_ _ _ _ _ _ _  _--_____. 
68.05 0.00 
0.74 8.60 
0.54 5.22 
0.54 3.98 
2.23 3.23 
0.84 1.12 
0.41 3.34 
2.43 1.07 
0.84 2.15 
1.10 0.97 
1.06 0.73 
0.85 0.55 
%V 
---.----_- 
113.94 
98.89 
99.44 
99.58 
100.19 
100.02 
99.64 
99.87 
100.47 
100.11 
100.01 
100.12 
run in order to estimate mean flow times. Each simulation 
run requires one initial random value seed to generate one 
machine pattern. For this experiment, results from 16 runs 
of the simulation model are averaged to calculate mean flow 
times. In the LP formulation, we account for the expected 
machine hour losses from down time in the right hand side of 
the capacity constraints. 
Table I11 displays the results comparing planned and simu- 
lated mean total flow times generated by the iteration scheme 
in the case of simulated random machine failures. The output 
curve comparison is shown in Table IV. As can be seen in the 
tables and as plotted as the square-marked line in Fig. 7, the 
introduction of random machine failures does not significantly 
deteriorate the performance of the iteration scheme. The best 
flow time agreement is achieved at iteration 36, whose mean 
total flow time difference is less than 0.8%. Agreement within 
5% is achieved in 7 iterations. 
Table V shows the MTBF, MTTR and the equipment 
availability factors for the eight most heavily utilized machines 
in the original Micron data set, as well as for three experiments 
in which machine failure rates are scaled upwards. Four of 
these work stations (mostly wafer electrical test stations) have 
very high-reliability machines for which scaling the failure 
rate has little effect on availability, while the other four work 
TABLE V 
WORK STATION FAILURE RATES 
Work Station Mult. Factor for Mean Up Mean Repair Percent 
Name Failure Rate Time (hours) Time (hours) Up Time ___-__--------- ____--..*-.. ._ _____....--- 
M4 
1M9 
M20 
M21 
hn2 
M24 
m 
M30 
1 
1.5 
2 
3 
1 
1.5 
2 
3 
1 
1.5 
2 
3 
1 
1.5 
2 
3 
1 
1.5 
2 
3 
1 
1.5 
2 
3 
1 
1.5 
2 
3 
1 
1.5 
2 
3 
133.40 
88.93 
66.70 
44.47 
46.27 
30.84 
23.13 
15.42 
45.58 
30.39 
22.19 
15.19 
1800.00 
1200.00 
900.00 
600.00 
1800.00 
1200.00 
900.00 
600.00 
1800.00 
1200.00 
900.00 
600.00 
1344.00 
896.00 
672.00 
448.00 
31.67 
21.11 
15.83 
10.56 
13.67 
13.67 
13.67 
13.67 
5.75 
5.75 
5.75 
5.75 
4.80 
4.80 
4.80 
4.80 
35.00 
35.00 
35.00 
35.00 
35.00 
35.00 
35 00 
35.00 
35.00 
35.00 
35.00 
35.00 
0.50 
0.50 
0.50 
0.50 
11.98 
11.98 
11.98 
11.98 
90.71% 
86.68% 
82 99% 
76.49% 
88.95% 
84.28% 
80.09% 
72.84% 
90.47% 
86.36% 
82.60% 
75.99% 
99.81% 
97.19% 
99.61% 
99.42% 
99.81% 
97.17% 
99.61% 
99.42% 
99.81% 
97.17% 
99.61% 
99.42% 
99.96% 
99.94% 
99.93% 
99.89% 
72.55% 
63.80% 
56.92% 
46.83% 
TABLE VI 
PERCENTAGE MAD IN TOTAL FLOW TIMES OF LP AND 
SEMXLATION MODELS, MACHINE FAILURES CASES 
Mdt. Factor 1 
for Failure Rates -_______-_____ _____.___ 
Iteration % MAD 
Number 
1 54.99% 
2 17.31% 
3 7.61% 
4 6.39% 
5 5.93% 
6 5.84% 
7 5.02% 
8 2.90% 
1.5 2 3 
- - -___-_ - - -_- - - -  -____.___-- 
%MAD %MAD %MAD 
56.61% 51 80% 5776% 
19.23% 1059% 11 25% 
8.90% 11.26% 10.23% 
8.05% 7.16% 6 37% 
6.53% 5.14% 6 77% 
4.50% 4 36% 4.31% 
5.20% 6.38% 8 20% 
3.30% 6 49% 6.27% 
stations (dry etch, chemical vapor deposition and implant 
stations) include more unreliable machines. As can be seen, for 
the four work stations with unreliable equipment, availability 
falls from a range of 73%-90% down to a range of 47%-76% 
as the failure rate scaling factor is increased from 1.0 to 
3.0. Table VI shows the results for agreement in flow times 
between LP and simulation models for these experiments. As 
can be seen, agreement within 5% is obtained within 5 or 6 
iterations for failure rates up to three times the given values. 
Thus the rate of convergence to expected flow times does not 
seem to deteriorate with increasing machine variability, at least 
within the range of failure rates tested here. 
C. Stopping Rule for Iterative Calculation 
In practice, a total flow time agreement of 5% is probably 
adequate for semiconductor manufacturing due to uncertainty 
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in die yields and machine availability, and due to the indi- 
visibility of lots. For the deterministic case such agreement 
was obtained at the fifth iteration. For the machine failure 
experiments with MTBF parameters up to three times the given 
data, such agreement was realized in seven iterations or less. 
We can keep iterating more LP and simulation calculations to 
achieve better accuracy, but there is a limitation of achievable 
accuracy, about 1% for the experiments in the case of the Mi- 
cron data set. We remark that if the entire Micron data set of 89 
work stations were simulated, the percentage agreement likely 
would be substantially better, since there is little variance in 
the flow times of the many low-utilization work stations that 
were omitted in our experiments. 
In the experiments described above, we do not start the 
iterative calculation with good estimates of future flow times. 
In practice, we could implement the usual “rolling horizon” 
approach to planning, whereby the planning calculation is 
performed at a fixed interval, such as once a week, and 
the planning horizon length is kept constant while rolling 
forward on the time axis from the previous planning time. 
Each plan would start with the latest factory information 
about WIP status and machine status. We could use the epoch 
flow time estimates from the previous planning calculation as 
good initial estimates of flow times in the current planning 
calculation. In such a case, it should take fewer iterations to 
obtain satisfactory flow time agreement. 
D. Discussion of Case Study Results 
Dynamic (i.e., time-varying) product mixes can make the 
work station utilizations time-varying over the planning hori- 
zon, in the case that the various products follow distinct routes. 
According to queueing theory, the time-varying utilizations 
will in turn cause time-varying flow times, stressing the 
importance of embedding time-varying flow time parameters 
in the planning model. This is borne out in our case-study 
results. 
For the case of the deterministic factory, satisfactory agree- 
ment in flow times is achieved at iteration #5. The graph of 
planned work station utilizations (as a percentage of expected 
capacity) versus the period number for the results of this 
iteration is shown in Fig. 8. Each line represents one of the 
10 most heavily loaded work stations. We can see the loads 
on work stations are varying along the planning horizon. The 
total flow times effective at the end of the period versus period 
number are graphed in Fig. 9. Each line in the graph represents 
one product (route). We can observe that the total flow times 
are indeed time-varying. 
For the case of machine failures simulated according to 
the given MTBF data, satisfactory agreement in flow times is 
achieved at the seventh iteration. Fig. 10 shows the graph of 
planned work station utilizations (as a percentage of expected 
capacity) versus the period number for iteration #7 of this case, 
and Fig. 11 shows the total flow time effective at the end of 
the period versus period number. We can clearly see that both 
work station loads and flow times are time-varying for this 
case as well. In Fig. 11, we can observe that some routes 
(products) have relatively longer flow times in the middle of 
the planning horizon. The reasons for this can be deduced from 
0 2 4 6 8 1 0 1 2 1 4  
Period Number 
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M9 
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M2 1 
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M22 - M24 
M28 
M29 
--)-- 
_._.a-.- 
o ~ , , , , , , . , . , . , .  
0 2 4 6 8 1 0 1 2 1 4  
Period Number 
Fig. 8. 
case). 
Work station load versus period number (Iteration #5 of deterministic 
the data provided in Tables VI1 and VIII. Table VI1 identifies 
the bottleneck work stations (i.e., the work stations that are 
fully utilized) in each period. Table VI11 shows the number of 
visits to the bottleneck work station for each product (route). 
We can see that work station M22 is only visited by route Z. 
Therefore, changes in the utilization of M22 will not affect 
flow times of other routes. Work station M20 is only fully 
loaded in period 3. Even though it is used by 6 routes, it does 
not affect flow times over the whole horizon very much. On 
the other hand, work stations M9 and M28 are the dominant 
work stations in terms of effects on flow times. From Table 
VII, we can see the bottleneck work station is shifting from M9 
to M28, and then from M28 back to M9 again as we move 
through the planning horizon. During the middle periods of 
the planning horizon, routes A, C, T, U have relatively longer 
total flow times. The reason is that they make more visits to 
M28 (the bottleneck work station during the middle periods) 
than the other routes. While M28 is the bottleneck, the more 
visits a route makes to M28, the longer delay there will be 
for lots on that route. 
Table IX shows the ratio of average total flow time over 
the theoretical total flow time for iteration #7 of this machine 
failures case, where theoretical total flow time is defined as 
the sum over all operations on the route of the processing 
times (i.e., excluding all waiting times). The average of this 
ratio over all routes is 4.15. We remark that this ratio for the 
real fab could be much lower. The reason for such a high 
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case). 
Total flow time versus period number (Iteration #5 of deterministic 
value for this ratio in our simulations is because this test data 
set only contains the 30 highest utilization work stations and 
excludes the low utilization work stations (59 of the 89 total 
work stations), which in general will have small waiting times. 
The ratio of flow time (waiting time plus the processing time) 
of one operation performed by such a work station to the pure 
processing time will be very close to 1. Including these low 
utilization work stations in the manufacturing network would 
certainly decrease the ratio. 
E. Operation Flow Times 
Most published analytical models for capacity analysis are 
steady-state in nature, i.e., they implicitly assume zero flow 
times in the constraints for resource capacities. Moreover, the 
authors have observed that most semiconductor companies 
perform their capacity analyzes incorporating this assumption 
as well. That is, all capacity consumption by wafer releases is 
assumed to occur in the time period of release. To investigate 
the importance of representing operation flow times in the 
planning model, the above experiments with the Micron data 
set were repeated with LP formulations in which the operation 
flow times were fixed at 0, but total flow times were iteratively 
updated according to simulation results. The iterative scheme 
did not steadily converge in these experiments. Instead the 
output curves fluctuated between over-schedule and under- 
schedule disagreement. For re-entrant flow production such 
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Fig. 10. 
failure case). 
Work station load versus period number (Iteration #7 of machine 
as semiconductor manufacturing, it seems to be essential to 
include operation flow times in capacity analysis of time- 
varying product mixes. 
We remark that while the inclusion of such parameters 
makes the LP model more complicated to formulate, it does not 
make it appreciably more difficult to solve, since the number 
of variables and constraints in the model remains the same. 
vn. IMPLICATIONS FOR INDUSTRIAL PRACTICE, 
EXTENSIONS AND FURTHER ESEARCH 
The results of this research show that iterative planning 
calculations with an LP planning model and a simulation 
model can generate accurate production plans on industry data. 
The formulation of the LP model based on epoch-dependent 
flow times and the inclusion of distinct flow times for every 
individual operation performed by bottleneck resources seems 
necessary to achieve convergence to a valid production plan. 
Very detailed simulation models of semiconductor manu- 
facturing can require excessive amounts of computer execution 
time. However, it is not necessary to utilize a very large 
simulation model to obtain accurate flow time estimates. 
We have found that operations performed on low-utilization 
work stations may be replaced by fixed flow times without 
significant loss of accuracy. For the Micron data set described 
herein, we compared simulations of the model including 30 
work stations to simulations of a model that included only 
10 of these work stations. The 10 work stations retained 
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failure case). 
Total cycle time versus period number (Iteration #7 of machine 
TABLE VI1 
BOTTLENECK WORK STATIONS VERSUS PERIOD NUMBER (ITERATION 
#7 OF MACHINE FAILURES CASE, ORIGINAL FAILURE RATES) 
Period Bottleneck Work Stations (Fully Loaded) 
1 M9 M22 
2 M9 M22 
3 M9 M20 M22 M28 
4 hr19 
5 M9 
6 M9 
I 
M28 
M28 
8 M28 
were those whose operations had the highest variance in flow 
times-which coincided with the 10 work stations with the 
highest utilizations. All operations performed on the other 
work stations were replaced by fixed time delays equal to 
the mean flow times simulated in the 30 work-station model. 
Comparing the simulated results of the 30-work-station model 
to the results for the reduced model, the agreement in total flow 
times and in utilizations of the 10 work stations in common 
was within 0.5%, yet the simulation run time was reduced 
from 30 minutes to 6 minutes. See [4] for more details. 
Considering the 59 work stations from the original Micron 
data set that were omitted in this research, putting fixed lags 
back in the simulation to account for them would increase 
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TABLE VI11 
NUMBER OF VISITS TO BOTILENECK MACHINES 
Product 
(Route) . 
A 
C 
D 
F 
H 
R 
T 
U 
X 
2 
TABLE IX 
RATIO OF AVERAGE TO THEORETICAL FLOW TIMES (ITERATION 
#7 OF MACHINE FAILURE CASE, ORIGINAL FAILURE RATES) 
Product Theoretical Total Average Total Ratio of Avg. to 
(Route) Flow Time Flow Time Theoretical 
A 9.17 46.21 5.04 
......_....___.____..---------------.-..... 
C 8.18 45.32 
D 4.22 11.49 
F 3.36 11.28 
H 3.61 10.91 
5.54 
2.12 
3.36 
3.02 
R 6.96 26.40 3.80 
4.96 
5.34 
4.29 
3.43 
4.15 
simulation run time only very slightly, as hardly any events 
would be added to the discrete-event calculation. Thus a single 
simulation run of operation of the Micron fab over a 12-month 
period at a level of detail adequate to compute flow times 
requires about 6 minutes. 
The computer system used in this research is a SUN SPARC 
IPC engineering work station. It takes about 20 minutes to 
formulate and solve the 10-product, 12-month LP formulation, 
and, as discussed above, it takes about 6 minutes to run one 
(reduced) simulation. If we use the simulation model with 
random machine failures, it takes about 1.6 hours to complete 
16 simulation runs required for one iteration. Adding the CPU 
time to formulate and solve the LP, it will take approximately 
2 hours for one iteration. In the tests that we have conducted, 
it takes no more than 7 iterations to get acceptable flow 
time agreement, say, within 5% for realistic cases of machine 
variability. The number of required iterations should go down 
if reasonably good initial estimates of flow times are available, 
and the percentage gap in agreement will go down as fixed lags 
are added in to account for the operations on low-utilization 
equipment. Thus it would appear that very accurate production 
plans for a wafer fab could be generated overnight on an 
engineering work station. 
While the iterative scheme proposed herein is presented 
using discrete-event simulation to estimate mean flow times, 
an analytical model able to predict mean flow times with ac- 
ceptable accuracy could be used in its stead. Such an approach 
could be attractive if the analytical model offered substantial 
reductions in computation time compared to simulation. 
We have not discussed here the case in which there are 
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alternative machine types with overlapping but distinct capa- 
bilities in terms of operations that can be performed by each 
type. This phenomenon is quite common in the semiconductor 
industry, where the typical fab may have in use two or 
more generations of a particular type of processing equipment. 
Extension of the LP formulation to model alternative machine 
types is discussed in [8]. 
We also have not considered the issue of planning safety 
stocks to cope with uncertainty in die yields. It would be of 
interest to incorporate some analysis of die yield uncertainties 
in the iterative scheme studied herein. 
An expanded version of the LP planning model de- 
scribed herein has already entered use at Harris Corpo- 
ration-Semiconductor Sector as part of its "IMPReSS" 
company-wide production planning system. The expanded 
version is described in [7].  
APPENDIX 
LINEAR PROGRAMMING FORMULATION FOR CAPACITATED 
LOADING OF WAFER FABRICATION FACILITIES 
Indices; 
g : die type. 
i : wafer fab route. 
1 : processing step (i.e., operation) on a wafer fab route. 
k : resource type (i.e., machine type). 
I ,  indexes the last step on wafer fab route i. 
p ,  q : planning period, p = 1 , 2 ,  . . . P. P is the planning 
horizon. An extra period P + 1 is appended to the 
planning horizon whose length is equal to the flow 
time of the longest fab route. 
r : demand class, r = 1 , 2 , .  . . , R. 
G' : set of all die types appearing in r-th demand class. 
I' : set of all wafer routes producing die types appearing 
in G'. 
K' : set of all resource types loaded by routes in I'. 
Paramete rs; 
a,lkp = average machine-hours of machine type k used 
in operation 1 of wafer fab route i ,  per wafer 
processed in period p .  
= discounted incremental cost per wafer start on 
wafer fab route i .  
Ek, = hours of machine type k available for processing 
activity in period p .  
e; = average wafer yield of route i in period p ,  i.e., the 
expected number wafer outs per wafer released. 
d& = demands for die type g in period p for r-th demand 
class. d;,,+, is the demand rate (demand during 
period divided by the number of calendar days 
in period) of the last period times the length of 
the extra period. Demands for class r include 
all demands in classes 1,2 ,  . . . , r - 1 as well as 
demands in priority class r .  All demands are net of 
projected output from work-in-process (WIP) and 
initial die inventory. D& denotes the cumulative 
demand for class r up to the end of period p .  
b& = backorder cost of die type g in period p for r-th 
demand class. 
hg& = inventory holding cost for die type g in period p 
for r-th demand class. 
vl;, = discounted average revenue per die type g in 
period p for r-th demand class. 
ugzp = quantity of good die type g out per wafer out from 
final wafer fab route a in period p .  
fp, = first time period possible to obtain output of die 
type g from new wafer release, considering the 
flow times of routes that produce die type g. 
zpz = first frozen period of wafer fabrication route i .  The 
production rates in all periods after this period will 
be set equal to the rate in this period in order to 
satisfy the steady-state horizon condition. 
sp, = earliest period number (nonpositive), in which 
current WIP would have started considering the 
assumed flow times. 
wZP = number of working days in period p at the plant 
associated with route i .  (w,,p+l = longest flow 
time of any wafer fab route.) 
X i  = equivalent wafer releases generating current 
WIP status of route i considering the assumed 
flow times and wafer yields, defined in periods 
before the start of the planning horizon, p = 
BgP = upper bound on backorders of demands for die 
type g in period p in the LP for the r-th demand 
class LP, defined for r = 2 , .  .. , R, as B& = 
B'-' L7P + D:p - D&', where B&' is the value of 
the backorder variable in the solution of the LP 
for the (r - 1)-th demand class. 
0, -1, -2,. * .  -sp,. 
Variables: 
Xi = release variable, i.e., the number of wafers to be 
released on wafer fab route i in period p , i  E 
Isp, = inventory level of die type g at the end of period 
t ,  expressed in terms of the number of die, g E 
B, = backorder level of die type g at the end of period 
p ,  expressed in terms of the number of die, g E 
I', p = l,...,zp $. 
G', p = fp,,'+.,P - 1. 
G', p = f p g , . . . , P + l .  
I )  Shorthand Notation for Wafer Releases in Frozen Periods; 
x 
X; = release quantity in period p for route i .  If p > zp,, 
then p is one of the frozen periods during which the 
release rates are held constant. The release rate in 
this case is defined by X i P t ,  i.e., 
otherwise, 
x x; = xi. 
Shorthand Notations for Linear Combinations of Start Vari- 
ables Obtained Using the Epoch-Dependent Flow Time Pa- 
rameters (see Section 111): 
?; = wafer output from wafer fab route i in period 
p ,  expressed as a linear combination of the X,, 
variables. 
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e,l = quantity of wafers arriving at step 1 of wafer fab 
route i in period p ,  expressed as a linear combination 
of the Xi, variables. 
Let F; = the total flow time applicable at the end 
of period p of route i .  
In Case 1 as shown in Fig. 4(a), 
In Case 2 as shown in Fig. 4(b), 
p+-1 (r; - F;) - r;+L1 ei xi  
+ e;-%;+ P P + ’  
q=p-  +1 (Ti+ - Ti+-,) 
Letting F;,! denote the flow time applicable at the 
end of penod p up to operation 1 of route i, and 
letting denote the wafer yield up to step 1 
effective in period p ,  we can calculate YPz using 
the same formulas above but replacing F; with F;,l, 
and e; by 
Note that the expressions for p;,l when p -  < 1 
are terms which involve the releases equivalent 
to the initial work-in-process (WIP) status. In this 
way, loads on resources from processing WIP are 
accounted for in the planning model. 
2)  LP Formulation (for r-th Demand Class): Maximize 
PA1 P 
P P 
gEGT p = l  gEGr p = l  
Note: i E g means wafer fab route i produces die type g .  
Constraints: 
1) Resource Capacity: 
for all IC E K‘. 
2) Die Demands: 
P 
~ u s z p ~ ;  - I g p  + B,, = d i q ,  9 E G‘l P = f P g .  
ugzpY; + I g , p - 1  - B g p l  - I g p  + B,, = qp, 
q=l 
g E G r ,  p =  f p g + l , - . . , P - l .  
Note: i E g means wafer fab route i produces die type g. 
3) Variables: 
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